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The topic of th is thesis is the design of on automatic preonodizer to be used 
to pread just prec ision tantalum resistors by anodizing their surfaces. The purpose 
of the preonodizer is to generate a controllable voltage romp to be applied too set 
of tanta lum resistors which ore immersed in o suitable electrolyte. The slope ond 
maximum value of the voltage romp ore set to produce the current required for 
proper onodizotion of the resistors. The rote of onodizotion determines the rote of 
change of the resistor value. This thesis covers the design of on electronic device 
to meet a set of requirements specified by the Western Electric Company. The 
primary tasks the device hos to perform ore the generation of a linear vo ltage romp 
of adjustable slope and maximum voltage and the supply of a given maximum 
current. Metering c ircui Is ore provided lo measure, store ond disploy the current 
and the maximum value reoched by the romp voltage. 
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The device contains the logic circuits necessory to stort the romp on oper-
ator command. The logic also detects the amplitude o f the rom p voltage and slops 
it when it reaches the value set on o maximum vo ltage control. The logic circuit 
lights on error light when the ramp does not complete o normal cycle . 
The requirements of the device covered many oreos in electronic technol-
ogy. The author hod lo do considerable research in these differen t areas in order 
lo design the necessary circuits. The oreos of concern ore os follows: 
1. Power supply . Involved the study of the characteristics of modern 
power transformers, rectifier diodes, integrated circuit regulators 
ond filter elements . 
2. Power amplifier ond preamplifier. Involved the study of power tran-
sistor circuits, methods of compounding multiple transistors to with-
stond the required power ond provide sufficient go in, methods of driv-
ing the power amplifier ond methods of dissipating the heot generated. 
3. Ramp generator . Involved the study of function generation circuits 
ond their control . 
4. Metering circu its. Involved the s tudy of sample ond hold circuits ond 
operationa l amplifier scaling c ircuits . 
5 . logic circuits. Involved the study of various logic families ond the 
decision making ond switching methods that could be accomplished . 
The design wos completed ond o production run of le n uni ts wos mode. A 
colibrotion ond test procedure wos written in order to les t the various circuits over 
o wide range of input vol loges ond ambient temperolure . The tests were run on 
the production quantity of ten units. A.II ten units passed al l requirements with o 
safety factor of 2 or more . The units hove bcsn in doily operation a t the Wes tern 
Electric plant for approximately two yeors. To this dote none of the un its hove 
foiled. The Western Electric Company is pleased ond the designer is quite happy 
to hove achieved this measure of success with his project. 
TO THE OFFICE OF GRADUATE STUDIES .AND RESEARCH: 
The members oF the Committee approve the thesis of 
Armen C. Grom:nbocher presented Moy 14, 1976 . 
APPROVED: 
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INTRODUCTION 
The subject of this thesis i• an electronic device called on otJtomotic pre-
onodizer ESI mode l SP 3699, which ls on accessory lo the ESI model SP 34n an-
odizing system designed nnd produced by Electro Scientific Industries for the 
Western Electric Company. The system ls used lo adjust the vo lue of ton to lum re-
sistors by precision onodizotion of their surfaces. The purpose of the preonodizer 
ls to make o pre liminory adjustment of the resistors. The preonodizer was as.signed 
lo A. C . Grossenbacher as on engineering design project. Sec Figure 3 for on 
outline drawing, and Figure l l, page 3, for o block diagram, of the unit. The 
preonodizer generates o controllable voltage romp to be opplied to a set of !onlo-
lum resistors which ore immersed in a suitable electrolyte. The dope and maxi-
mum vo lue of the voltage romp ore set to produce the current required for proper 
onodizotion. The rate of onodizotion determines the rote of change of the resistor 
value. 
The design objectives were determined from requirements set by the 
Western Electric Compony. Additiona I r~quiremenls were considered nr.cessary 
for equipment safety and product protection. Among these added features arP I wo 
levels of current limiting, voltage foldbock ot the current limit and an error mode 
providing indications of improper preanodizotion such as o short circuited load. 
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THE TANTALUM RESISTOR 
The Western Electric Company collaborating closely with scie'llisls of Bell 
Telephone loborotories hcve developed a high volume manufacturing method for 
the production of precision tantalum thin film resistors and capacitors. Tontolum 
technology c.omplements the silicon technology used for the production of transis-
tors, diodes and now critical resistors on integrated circuits, Berry, Hol l and 
Horris {I). These two technologies hove mode possib le the moss production of in-
h::groted circuits, active filters and tuned amplifiers used in communication de-
vices such os the touch-tone le le phone. 
I DESCR IPTION OF TANTALUM RES ISTOR FABRICATION 
The res istor ls fabricated l:y depositing o thin film of tantalum or lontolum 
nitride on on insulating substrate such as ceramic. The deposition is mode approx-
imately 30% thicker than calculated sc that all resistors will IY.ive o resistance 
lower than the desired value. An electrolytic paste is then applied to the resistor 
surface and de current is passed through the electrolyte and the lontolvm resistor 
as shown in Figure l. This current converts the resistor's surface to on insulating 
oxide. This process is called onodization and it produces two desirable quoliries: 
1. The resistance value is increased because os the surface is being con-
verted to on insulating oxide, the conduction path is mode thinner. 
The increase in oxide formation {and resistance value) is closely re-
lated to the current density and the time the current is o llowed lo 
flow os shown in Figure 2, The va Ive of the resistor con be precisely 
adjusted by carefully controlling lhese two poran1eters . 
2. The surface is protected because thf> volume of oxide formed by the 
onodizotion process fo1 both tontCl lurn and tantalum nihide materials 
exceeds the volume of the origina I mott>rio I involved in the conver-
sion as shown in Figure 2. A layer of o tighlly 1..11it molecular stiuc-
ture is produced whic h servt·s as 011 excellent inwloting protective 
cootino on the resistc>r's surface. 
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Figure 1. Reiistor being onodized 
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Figure 2. Growth rote versus current density 
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The typic:ol resistors ore 70 lo 250 nonometers thick. The onodizotbn process pro-
duces TaaOo at a rote of one oxide molecu le for each ten electrons removed . 
Thus the role of oxide format ion is directly related to current density and time. 
The volume conversicn rotes for a one coulorr.b charge (one ampere-second) o re 
0 . 023 mm 3 of me tal converted to 0 . 057 mm 3 of oxide for pure lcinto lum end 
0 .025 mm 3 of metal converted to 0 . 09 mm 3 of ox ide for tanta lum nitr ide . 
II DESCRIPTION Of THE PRODUCTIO N EQUIPMENT 
l'ne design requiremen ts for the onodizotion equipment were lo measure 
and adjust these res istors :a to lerances of 2% cl a role of four per second ond loo 
tolerance of 0 .01%ot o rote of one per second. 
These res istors o re on o ceramic substrate opproximotely 4 cm by 8 cm. 
Each subs tra te hos up lo ten res istors and severe I c:opocitors whic:h serve os tun ing 
e lements for frequency filters . Up to 20 of these substrctes ore connected al one 
time . An e lectrolyte is applied to the resistors through o suitab le rr.osk. The sub-
stra tes ore placed in a fixl\Jre witli probes connect ing each resislo1 to the measur-
ing and adjusting system. Al the start of the seql1ence up lo 200 res istors are reloy 
switched to the preonodizer (the subject o f the thes is) which applies a voltage 
romp, which is controllable in ampli tude and time duration. This voltage romp 
creoles o constant current for a defini te t ime period through all of the resistors to 
produce on init iol anodized layer. This anodized layer brings all of the res istors 
to wi thin measurement rong1: of the main anodizing system. At the end o f the pre -
onodizing cycle the preonodizer automatically switches the entire botch of res is-
tors to the ma in system where each resistor is relay switched loo resistance mea-
suring system under computer control. The computer compares the rneosured value 
with the desired vo lue stored in its memory end de termines on onodi ~ing current 
and t ime required to bring the resistance up lo vo lue . The computer sets these 
values in to o t ime and amplitude controlled curren t source. The relays next 
switch the pro!lrommed current source lo the res istor. The computer then sequences 
the measuring system lo the nex t resistor. Th is p~occ·ss is continued through all of 
the resistors with on end of process signal indicating when all the resistors ore 
within their to laronce limits. 
REQUIREMENTS AND SPECIFICATIONS 
The preonodizer wos designed to meet the following reqvirem.,nts ond 
specifications os set forth by the Western Electric Company. See Figure 11, page 
3, for o block diagram. 
1. Produce o voltage romp that is variable in rote from 150 volts per 
minule to 2500 volts per minute with on accuracy of ±5%. 
2. Provide on odjusloble maximum vol toge limi t such lhol the voltogc 
reached by the rornp con be set from zero lo -100 volts with on 
accuracy of ±5%. 
3. Provide sample and hold circuits ro store lhe maximum lood voltage 
and currenl reached during lhe preonodizing cycle and feed these 
vo lues to front pone I meters for display with on occu1·ocy of ±3%. 
4. Provide o current limiting circu it such thot the moximum curren~ dur-
ing o normal preonodizing cycle will be 2 amperes but will drop to l 
ampere maximum in cose of o lood resistance which is so low that the 
vol toge con not be fo I lowed o t o lood current of 2 amperes. Th is re-
quirement o llows o Ion to lum resistor, or group of them, which starts 
with o very low surface rcshtonce, lo be anodized with o lower cur-
rent level. As the anodized layer builds, the surface resistance in-
creases and the current limiting circuits con return to ~.ormol. 
5. Provide relay switching so that the resistors being anodized ore 
switched lo the preonodizer dvring its cycle, then switched bock lo 
the mulliplexer of the ESI model SP 3477. 
6. Provide o circuit that will detect when the preanodizing cycle \\os 
not successfully completed, i .c ., 11\ t maximum romp vol toge wos nev-
er reached dl'e too lood resistance loo low lo support the romp volt-
age at the current limit values . This circuit monitors the output volt-
age romp and allows o lime of 20% longer than normal for the romp lo 
reach V maximum. If tho romp foils lo rcC1ch V moxirnum the circuit 
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lights on error lamp indicating a dV /dt error and stops the eye le with-
ou I transferring the leads lo the ES I mode I SP 3477. This a I lows the 
operator lo determine the cause of error by noting the vclues of volt-
age and current held by the meters, and to toke appropriate action. 
7. Provide a front pone I control that wi 11 switch the preonodizcr into er 
out of the process. When switched out the meters on the preonodizer 
must be returned to zero and the dV/dt error light must be extin-
guished if lit. 
The above requirements were oil met and in most coses exceeded by the 
device described in this thesis. 
DESIGN OF NECESSARY CIRCUITS 
The circuits necesscry to perform the prconodi::ing runction o•e discussed 
in the following subsections . 
Subsection I, POWER SUPPLY, discusses the power supply thot conver~s 
the line voltage or 117 vo lts rms to the de voltages required by the power omplifi-
er. 
Subsection 11, POWER AMPLIFIER, d iscusses the power amplifier that con-
trols the current and voltage applied to the load. 
Subsection 111, PREAMPLIFIER AND CURRENT CLAMP, d iscusses the pre-
amplifier necessary to provide the amplification required :ietween the romp gen-
era tor and the power ompl ifler. 
Subsection IV, INTEGRATOR (RAMP GENERATOR), discusses the inte-
grator which generates the romp vol tage of o preser amplitude and slope. 
Subsection V, CURRENT AND VOLTAGE METERING ClkCUITS, discusses 
the current and voltage rr.etering circuits. 
Subsection VI, CONTROL LOGIC, discusses the logic required to contro l 
the various sections or the preonodizer. 
I POWER SUPPLY 
See Figure 11, page 3. The regulated ±15 volts requir~d by the operation-
al omplHiers and the regulated 5 volt; required by the logic ore obtoiried external-
ly. The power supply in the preonodizer needs to supply only the power require-
ments of the lood through the power ompli ficr, 
The requirements on the power supply ore that it be nb le to deliver o maxi-
mum current of 2 amperes lo the load at o moxl~uni vol tog,.. of 100 volts de. 
Power Transformer Selection 
The rms output voltage of the power hun~formcr is co lcu lated on the !xis is 
of insuring 100 volts de across the lood at mc1xi111vrn load current with low line 
vohoge, consideo ing the output transistor donu and the pcrc.:int lood regulation 
10 
o flowed by the filter copocitor. Assume the fol lowing condition~: 
1. The de output or o copocil'or filtered power supply is fJ. times the mis 
vo ltoge opp lied. 
2. l.ow line voltage = l 00 V. 
3. The Iota I voltage drop across the four series-connected output frcmis-
lors is 4 times lhe ir1dividuol soturolion voltage of each one with 2 am-
peres flowing. Figure 8 is the curve of so~rotion voltuge Vl'rsus col-
lector current for the 2N6259 transistor. It shows o saturation voltage 
less than 0.2 volt at 2 amperes. For this analysis w" will conserva-
tively use 0.5 volt per transistor giving 2 volts total for the four in 
series. 
4. The transfonner resistance is less than 5 ohms. 
5. The output stage hos been designed as on emitter follower so tho I any 
reasonable variation in collector voltage wil I not be present ocros~ the 
load. This con be verified by looking at Figure 7 or the :2N62S9 tran-
sistor curves and noting that the change in col leclor eurrenl versu~ 
collector voltage around 2 amperes is opproximolely 10%. The load 
regulolion allowed by the fi lter capacitor con then be sci at 10%. 
This wou Id yie Id o change in load current versus fi lier chorocleristics 
of 10%of 10%or !%which is wel l within the design requirements. 
The transformer outp~t vol toge ca11 now be calculated, Boylestod and 
Washelsky (2), as: 
VL "' 1'2 Yr(l - Erl -VQ - ILRT- VR 
VT ., 89. 19V 
where 
V L - Load ·:o I toge l OOV de 
VT - Tronsfonncr open-circuit output voltage in volts nns 
ET - Transfonncr lo~s 0. l proporliono I ports ( 10%) 
V Q - Transistor vollogc drop 2V de 
IL - Full load current 2A de 
• 
I 
~ 
• ..• • 
" ... .. 
0 
~ ... .. 
J 
J 
0 ... 
CA.St f[MPE'i.\TU-R( tlcl• 2~·c. : !; : :::p ...•.......... . .. 
0 0 !t I I$ 2 2 ~ .) l.$ o& 
COll(CtOA ·10· (WIT rt::t VOl 11.Ci( cvc.r- ii 
11cs~tt~~G 
Figu1e 7. Typical output characteristics for type 2N6259 
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RT - Transformer winding res istance 50 
VR - Rectifier voltage drop 1. 5V de 
The transformer con then be o one to one ratio which will yield 89 .2 volts 
al a low line voltage of 100 volts at 89.2% transformer efficiency. The unit se-
lected to meet the requirements is a St1Jncor mode l P 64!5 which hos the following 
specificat ions: 
1. A transformer rotio of 1.07 to I giving 107 volts out with JOO volts in. 
This would yield 89.12 volts out with 100 volts in at 83% efficiency. 
2 . Secondary resistance or 3. 15 ohms. 
3. Current output or 3 amperes ol 117 volts ond 350 watts. 
Diode Bridge Rectifier ( CR5) Requirements 
The diode bridge rectifier must provide 2 amperes continuous current with o 
maximum de voltage drop of less than I .5 volts and must be able to withstand a re-
verse voltage of {2 times therms value of the highest line vo ltage encountered. 
Assuming 130 volts to be a maximum line voltage, the inverse voltage would be: 
V inverse= I .414 x 130V = 183 .82V de 
The rectifier selected was the Motorola MD A. 952-4 si licon bridge rectifier 
which hos 6 amperes continuous forward curren t, I .3 vol ts forward drop at 2 am-
peres and o reverse voltage roting or 400 volts. 
Filter Capacitor Requirements 
The filler capacitor must provide o voltage change of less than 10% at the 
rated current drain of 2 amperes. The capacitor must provide the 2 amperes to the 
load during the periods between diode conduction which is approximately 8 milli-
seconds for o full V.'Qve rectifier producing oulsotinci de at o frequency of 120 Hz. 
The capaci tor value is calculated, Radio Corporation of America (3), as follov.;: 
IC = C dV K 
dt 
where 
IC - load current supplied 2A. Jc 
13 
C - Capodtor capacitance in farads 
dV/dr - Time rote of chonge of voltage (I/Six 106 V/s 
K - Permitted voltage drop 0 . lV/V 
therefore 
C "' 1600µF 
A bleeder resistance of 13 kilohms wos connected across the filter capaci-
tor. This allows the power supply to discharge to app1·oxima tcly 37 volts in 20 
seconds (one RC time of ( 13)( 103 )(1600)( 10-6 ) = 20 seconds) . This is fast 
enough lo allow protection to a service person gaining entry to the unit . 
II POWER AMPLIFIER 
Refer lo Figure 12, power amplifier and Figure 13, page 15, preamplifier . 
Several types of power amplifier circuits were considered before the final 
design wos chosen. 
Two general types of circuits presented in the literature, Radio Corporation 
of America (3) ond C1.1tlor (5), wer~ Fin:illy singled out for final consideration . 
One type is a common-emitter connection which provides the output from the col-
lectors of the output transistors. This type of circuit provides on excellent isola-
tion of the load from the power amplifier because of its high collector impedances 
and wou Id be thus on exec I lent choice for a current output application. The pre-
onodizer, however, re-iuires that the output be a linear voltage romp rather than o 
current romp. This voltage romp could have been achieved with suitable negative 
feedback from the load lo the preamplifier input. This method was tried but re-
jected because the lood could consist of not on ly fair ly low resistance but of a 
foirly high capacitance . When thi; capacitance was sir.wloted the phase of the 
feedback bock loop shifted for enough for the circuit lo osci I late. 
The other type of power amplifier circuit, which was the choice for this 
project, is coiled on emitter follower. The load.is placed in the emitter circuit 
and the collector is held al signal common. The output voltage across the load 
now follows the variation of input voltage applied to the bases within one em itter 
base diode voltage drop. All negative feedback required for slobi I it~ and si911a I 
linearity con now be done in the preamplifier which provides isolation fro1n the 
capacitance and assures stability. 
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Se lection of Power Transistors 
The power that mus t be dissipated in the power/amplifier transis tors is 
moximum a t the start of the romp . At this point there could be as much as two 
am peres of current flowing with o il the power supply voltage dropped across the 
l>Ower transistors . If we assume o maximum line voltage of 135 volts, the maxi-
mum power the trans istors would d iss ipate is: 
P uVNl\"2 
P ., 408 watts 
where 
P - Max imum tra ns istor power d iss ipa tion in wa tts 
V - Mox:mum line voltage 135V rms 
N - Transformer turns ra tio 1.07 
- Maximum current 2 A de 
16 
A s ingle t ransistor coooble of dissipating 408 worts wou ld be much too ex-
pens ive. Multiple tronsislor circuits which would dis•ribule the power diss ipation 
a mong several transistors were studied. Connecting transistors in fY.lrolle l lo re -
duc<! the current flow through each transistor was not practical in this des ign be-
cause of the high voltages (204 volts) involved. The method chosen was to use 
four fransistors in series to reduce the voltage drop across each to approximotely 51 
vo lts ma ximum . At 2 amperes lids is o power dissipat ion re;iuirement of !02 \\'Otts 
mox imum per transistor. The transistor selected was the RCA 2N6259 which is 
capable o f 250 watts dissipa tion if the cose is kept at 25° C c:• seen in Figure 4 . 
Selection of Heat Sinking Methods 
Since it Is lmprocl ico l to remove o il the heat from the devices.:> that its 
tempera ture would remain a t 25°C, we mus t determ ine what temperature con be 
a I lowed. The transistor junction tempera tvre corf not go above 200" C, Figure 5, 
page 18, without damage ot the required power dissipat ion of 102 watts maximum . 
The heot sil'king requiremen ts ore determined by use of the thermo I onology 
to Ohm's I.ow shown in Figures 9 and 10, page 19 . From this ana logy we ice that 
the junction temperature is: 
. re MAX. • 
1-- (PULSED) -
Figure 4. Maximum operating areas for type 2N6259 
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T. • T + P(e. + e + e ) 
I a IC cs so 
where 
P - Power dissipated in watts 
9. - Thermal resistance of junction to case 
IC 
9 - Thermo I resistance case to sink 
cs 
e - Thermo I resistance oF sink to ambient 
so 
The thermal resistance (9. ) for a 2N6259 transistor is 0 .7°C per watt . 
1c 
Using mica insulators and heal sink grease lo mount the transistor to the hea t sink 
yields a case lo sink thermal resistance (9c
5
) of app~oximotely 0.5°C per v.otl . 
The ambient temperature of the area the preanodizer is to operate in would not 
exceed 30°C . The heat sink thermal resistance is calculated as Follows: 
T. - T 
,. I a - 6. - 9 
p 1c cs 
mox 
(200° - 30°)C 
.. 102 watts - (0.7 + 0.5)°C per watt 
- 0.5°C per watt 
The heat sink chosen wos o Wakefie ld model NC413 for eoch transistor. 
These were mounted in a sheet metal tunne l with o Ro~ron model 174 fan blowing 
air ot 100 cubic Feet per minute through lhe tunne l over the sinb as seen in Figure 
12, page 14. This combination provides o 9 of less than 0 . 25° C per watt which 
so 
provides a two times soFety factor over the requ irement. 
Power An1pliFier Circuit 
The input base drive current required for o 2N6259 is determined From the 
curves of Hre shown in Figure 6, page 18. From Figure 6 the current transFer ratio 
for an cutout current o F 2 amoeres is 80. In this design on Hre of 50 was assumed 
to be conservative. The input base drive current required is then: 
I be: I collector 2 omrores 40 se • A a 5 = ma Fe 
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In order to reduce the current drive requirements or the preamplifier it wos 
decided to provide the base current for eoch power tronsistor from o separate 
2N4920 transistor, as shovm in Figure 12, page 14, ond Figure 13, poge 15. Thi; 
method of d irect couple driving is called a compound feedback pair, Cowles (4), 
of which there are several choices. This compound pai r was chosen aver the usual 
Darlington connection because it has only one diode voltage drop between the in-
put bose circuit and the load in the emiHer fo llower circuit yet still provides the 
product or the individual transistor current gains as a total circuit current gain. 
The minimum Hre for the driver transistor, 2N4920, for 40 milliamperes cf collec-
tor current is 40. The Input drive current for each compound pair for 2 amperes 
output is then 1 milliampere. The 2N4920 driver tra.,sistors arc a!so mounted in 
the fan cooled tunne I to insure proper power dissipation. Resistors R 1, R4, R 11 
ond Rl4 be tween the boses e<;uolize the voltage drop across each compound output 
pair. Their values must be chosen low enough to not cause excess ive voltage drop 
due to bose currents, yet must be high enough to not require too much drive cur-
rent from the preamplifier. The values chosen were 1 kilohm which will drop only 
1 volt far each 1 mi Iii ampere or bose current. The preamp Ii fier current require-
ment is maximum when all the power supply vol toge is dropped across the four i 
kilohm bose drive resistors ond none is ocross the output load. At the highest ex-
pected de voltage of 180 volts rhe maximum current required by the four 1 kilohm 
resistors is then 45 milliamperes which c:.an be supplied easily by the driver fronsis-
tor mounted on the preomplifier boord. The power rating required for each 1 '<ii-
ohm resistor ?t 45 rr.i lliamperes is 2 .025 waits which was met by using 2 wait resis-
tors pieced in the cooli09 tunnel. The other components used in the power ampli-
fier circuit ond their pi:rposes ore as follows: 
1. Diodes CRl, CR3, CRl 1 and CRl3 provide protection to the 2N4920 
base-emitter junctions aga inst reverse voltage spikes. 
2. Diodes CP.2, CR4, CRl2 unci CRl4 ore 75 volt zencr diodes insurina 
that none of the four compound paired output stages can be destroyed 
by over voltage. 
3. Resistors R2, RS, R 12 and R 15 arc necessary to provide low resistance 
paths to absorb collector to base leokoge currents of the outpu t lron-
sistors when they ore turnt>d off. 
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4 . Copocitors Cl, C2, Cl 1 ond C12 provide high frequency ga in rol l-off 
ol o rote of 20 decibels per decode post 400 Hz which is the fre<juency 
at which the capacitive reoctonce reaches 100 ohms. This roll-off 
frequency is chosen to be approximately 10 times the mox irnum rornp 
rote of 2500 volts per minute (approximate ly 40 vol ts pnr ~e~ond). A 
Fourier analysis of o sawtooth wove form shows that It is mode up of 
the fundamental and higher harmonics of dim inishing amplitudes. A 
frequency response 10 times higher tha n the signal fundomental fre-
quency will poss up to the ninth harmonic which is enough to insure a 
romp puri ty adequate to meet requ irements . Rol l-off of frequencies 
above those requ ired eliminates higher frequency noise components 
a nd lcndencie~ toward h igh frequency oscillation common 10 com-
pound feedback pairs. 
Ill PR EAMPLIFIER A.ND CURRENT CLAMP 
Preampli fier 
The requirements of the ?reomplifier, Figure 13, page 15, ore as follows: 
1. Be oble lo work between ground onci o minus 180 volt power supply. 
2. Hove o go in of 10 to provide o minus 100 volt output romp wirh on 
input romp limited lo 10 volts by the 15 volt power supplies of the 
operotionol amplifier used 1n the romp genera tor . 
3. Supply sufficient output power to drive the 4 k i lohm load of the power 
amplifier input over the required 100 volt romp range. 
4 . Provide two levels of current c lamping. 
Commercial operationa l amplifiers tho1 could meet the preamplifier re-
quirements were quite expensive. It was therefore decided lo design o preamplifi-
er using discrete components. The following description shows tho I the oporo11on 
is very simila r too commercia l operat iona l amplifier. 
1. The Inpu t transistor Ql i5 connected as on emilter follo-.er with r.2 os 
o load res istor to the minus supply voltage v.hich is connected lo pins 
10oncl 11. 
2. Resistor R2 is o lso connected to the base of 02 which compounded 
with Q3 forms a common emitter omplifier with the power amplifier 
base resistors os a collector load. 
3. The ba5e of Ql inp•JI is held very near lo ground (point R14) by the 
foci that its emilte1· is held to opprox imate ly -0.6 volts by the base-
emitter diode of Q2. A positive going voltage applied lo point C 
will then develop a current through Rl that will appear to be sinked 
lo ground. 
4 . The cwrenl varia t ions required by the output load voltage variation 
ore co lcula ted as follows: 
L\I = (I + Hr }(6lb ) 
eQ3 eQ3 Q3 
but 
6 lb • 61 s (Hr )(6 lb ) 
Q3 CQ2 eQ2 Q2 
and 
and 
(!+Hr ) ... Hr 
eQ3 eQ3 
so the output current 
61 = (Hr )(Hr )(Hr )(Alb ) 
eQ3 eQI eQ2 eQ3 QI 
where the smo II signo I currents of the transistors are: 
Alb - Bose current <Jf QI in amperes 
QI 
A lb - Bose current of 02 in amperes 
Q2 
Al - Collector current of Q2 in amperes 
CQ2 
Alb - Bose current of Q3 in amperes 
Q3 
Al - Emitter current of Q3 in amperes 
eQ3 
and the smell signal current gains arc: 
23 
24 
Hr - Current gain of Ql in proportional ports 
eQ l 
Hr - Current ga in of Q2 in proport ional ports 
e Q 2 
H - Curren t ga in of Q3 in proportional ports 
feQ 3 
Hre is the smo II signo I current ga in o f the tra nsistor. The Hfc 's of the 
lronsistorl used ore o II above 100 so the quonti ty ( 1 + Hr
0
) con be 
simpliried to Hfe with less than 1 % error . 
The minimum Hre of the 2N3053, 2N5416 and 2N3439 ore al l above 100 
yie lding a total preamplifier current gain in exce~s of 106 • With th is high current 
gain it is obvious that all but one port in o million of the curren t in RI wil l flow 
through R3. The voltage gain con then be calculated: 
we hove 
for 
thi s gives 
where 
v0 R3 
v ""RI 
I 
- Input current in amperes 
IRl - Current through RI in amperes 
IRJ - Current through R3 in amperes 
RI - Input resi stance in ohms 
R3 - Feedback resistance in ohms 
V 
1 
- Input voltage in volts 
VO - Output voltage in volts 
VG - Signe I-ground voltage {reference) 
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Tron;istors 2N3439 and 2N5416 were chosen to sustain the ISO volh maxi-
mum required by the preonodi zcr. 
The power dissipation of the output transistor Q3 is maximum when its out-
put impedance is equo I to the 4 kilohm load it must drive. This occurs during the 
,:imp when one ho If of the 180 volts is dro?ped o=ross the -1 kilohm collector ICA'.ld 
ond one holf Is dropped across the transistor. This power is colculoted as: 
(90V) 2 /4k0"" 2W 
This power dissipation is met wi th natural convection by o Wakefie ld 
NF 205 heat sink on the T0-5 case of Q3. 
Diodes CRI and CR2 ore for reverse base lo emitter protec tion of QI and 
Q2. 
Cl provides stability by reducing the gain of QI at high frequencies. 
Current Clamping Circuit 
Two Amp Clamp Circuit. The load current must pcss through the 0.9 ohms 
provided by resistors R7, RS, and R9 connected in parallel. When the load cur-
rent reaches 2 amperes it develops I .S volts across the series connection of diodes 
CR4, CRS and the base-emitter diode of Q5 providing 0.6 volts each causing rhem 
to turn on. When they turn on they provide a current flow through resistors RI, 
R4 , RI land Rl4 producing o voltage of the proper polarity lo decrease the con-
duction of the output transistors thus clamping the outpu t current at 2 amperes. 
R7, RS and R9 ore precision wire wound resistors to provide stability of current 
clamp leve I. 
One Amp Clamp Circuit. If the load Is low enough in impedance the 2 
ampere current flowing through it cannot develop a voltage high enough lo follow 
the output of the preamplifier. In this case the voltage at point W wil l be 
clomped lo the following voltage: 
where 
Vw - Potential ol point Win volts 
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V - Bose-emitter drop of Ql in volts 
be QI 
VR - Voltage across the parallel combination of R7, RS and R9 in 
volts, with 2 amperes current flow, V R = 1 .SV 
VCR6 - Diode voltage drop of CR6 in volts, VCR6 ., G.6V 
V l - Voltage drop of load impedance with 2 amperes current 
flow, in volts 
~ the output of the preamplifier at point E continues to rise, a voltage 
difference is produced across R6. This voltage in addition to the voltage drops of 
CR4 and CRS and the emitter to collector vol tage of 05 (wh ich is conducting be-
couse of the 2 ampere current clomping action) is applied too vol toge divider 
consisting of R4 and RS . When the voltage difference ocross R4 and RS reaches 
approximately S volts, R4 will hove S/13 or 0 .6 volts which will turn on transistor 
Q4. When Q4 turns on sufficient ly its col lector to emitter voltage will drop to 
opproximotely 0.3 volts. At this point, diodes CR4 ond CRS cannot conduct and 
the voltage across R7, RS and R9 decreases lo this 0 . 3 volts plus the 0 .6 volt drop 
of the bose-emi tier of QS. This provides o current of the following vo lue: 
IR • 0.9V/R = 0 .9V/0.90., IA 
where 
IR - Current through resistance R 
R - Resistance of resistors R7, RS and R9 connected in parallel 
This one ampere current limit will continue as long as the output load 
voltage cannot follow the preamplifier output voltage due too low load impedance. 
Diode CR6 allows the power amplifier voltage output to be reduced to zero 
very rap idly at the end of the romp cycle even though there might be o voltage 
stored in the load. This stored vo I toge is sensed ond the load wi II not be o I lowed 
lo switch lo the mo in measuring system unti I this "'>I toge hos decoyed to a safe 
value. This action is described further in Subsection VI. Precision resistor Rl2 
produces o voltage proportional to the load current and supplies it lo the current 
measuring circuits. 
Precision resistors RIO and RI I divide the load voltage by 2S to be used by 
the voltage sensing circuits. 
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IV INTEGRATOR (RAMP GENERATOR) 
The voltage ro mp used lo satisfy requirements 1 and 2 is produced by on 
integrator circui t, Figure 14, formed by operational amplifier U2 wi th the inpu t 
re sistor R12 and the feedbock copocilor Ct forming the integration time constant. 
The rote o f voltage chonge al the output of U2 is 1/10 of the Fino I rote because of 
a gain of 10 in the preamplifier. The voltage romp rote is a linear function of the 
current through Cl, Burr-Brown Resea rch Corpora t ion (6). Since a lmost no current 
flows into the input of on opera tiona l amplifier, essentially oil the current through 
Cl also flows through Rl2 . If we assume the voltage ct pin 3 of U2 to be very 
close to ground and the voltage ot pin 2 to be equal to that ot p in 3 because of the 
high gain o f operational amplifier U2 then the current through Rl 2 is determined 
by the vo ltage applied to it from the output of Ul. The output vol toge o f opera-
tional amplifier Ul is equal to the voltage applied lo the input resistor R6 times 
the ratio of the feedbock resistor, RF, (a variable rheostat lobe led dV/dt SET) ond 
R6 . These relationships ore os follows: 
dV/dt "' It/ C l 
• kRi}R6 
where 
dV/dt - Voltage romp rote in vol ts per second 
- Current in to capacitor CI in amperes 
Cl - Capacitance of capacitor Cl in farads 
- Time in seconds 
R6 - Input resistance to Ul in ohms 
RF - Feedbock resistance (dV/dt SET) in ohms 
k - Current constant in omper~ 
R6 is selected in vo lue to achieve the required 250 volts per minu te . 
When the vo lue of V maximum is reached as determined by o comparator 
on the logic board a positive 15 volts is applied to poin t 4 which turns on tran-
sistor QI which shorts out Cl and termina tes the romp . Resistor R13 limits the 
discharge current of Cl through Ql to a safe value . 
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The output of U2 be tween romps is od jus ted lo be o slight posi tive vo l toge 
that will bias the power omplHier very close to its turn on point. The voltage ad-
justment is necessary to compensate for the offse t voltages of the inlegro tor, pre-
ompli fier and power amplifier. The adjustment is made by providing a diode 
damped -0.6 volts a l the ou tput of Ul and inserting a positive voltage variable 
from 0 lo +1.0 volts lo pin 3 of Ul and U2. This allows sufficient variation lo 
compensate for the vol toge offsets. 
The voltage romp output of U2 is fed lo operational amplifier U3 where ii 
is given o gain of approximately 0.3 by the ratio of R2 lo RI . The output of U3 
is fed lo U4 which acts as a compara tor ego inst the V maximum set voltage fed in 
a l pin 11. A positive logic level is put out on pin 17 when the voltage out of U3 
e xceeds the compara tor set level. Diode CR? and resistor R3 provide hysteresis 
for negative outputs Insuring o pos itive trip level of U4. Th is circuit shuts down 
the logic and terminates the romp in o t ime approx imate ly 30% longer than the set 
romp time in case of a short circuited load. This c ircu it also causes the dV/dt er-
ror light to go on, Indicating thot the load vo ltage d id not bui ld up to its se t 
vo lues , thus satisfying requirement 6 . 
V CURR ENT AN D VO LTAG E METERING CIRC UITS 
Various meter sea ling and sample and hold circuits were studied, Burr-
Brown Research Corporation (6), Ana log Devices (7), From which the following 
metering method wos selected . 
Current Metering 
A voltage proportional to the current through the load is token across R12 
of the preamplifier, Figure 13, page 15, (0.10) which is in series with the load . 
The voltage is applied to the signal amplifier on the metering board, Figure 15, 
where it is given a gain of approximately 3 becoll'Ie of the ratio of the 31 .6 kilohm 
feedback resistor lo the 10 kilohm input resistor. The signal is then passed lo the 
sample and hold board, Figure 16, page 31, where it is given a gain of 10 by the 
ratio of the 50 kilohm feedback resistor lo the 5 kilohm input resistor of M3. The 
M3 output voltage is applied to the storage copocitor C3. At the end of the romp 
cycle relay Kl opens before the current in the load changes. With the inpu t 
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resistor of operotionol amplifier M3 disconnected the only discharge of the voltage 
on C3 is due to the bias current of M3. A Burr-Brown 3112/12C wos chosen for 
M3 for its very low bios current of 20 picoomperes at 25° C. The voltage decoy 
across the 0.01 microfarad copocitor C3 con now be calculated as: 
dV I _,. -= 
dt C3 
(20) po-12 ) 2 millivolts_ 0.120V 
6 = -(0.01) (lo- ) second min 
The panel meter used lo indicate the current level hos o resistance of 2 kilohms 
and requires 0.2 volts to drive it full scole. A full scale output vo ltage from M3 
of only 0.2 volts would not be high enough lo provide o stable meter reading when 
the storage copocitor is decoying al o rote of 0.12 volts per minute. To improve 
this situation the meter resistance was shunted to 68 ohms and is supplied from M3 
through approximately 3 ki lohms. This provides on approximate 70 to 3000 voltage 
division o I lowing the output of M3 to be 
(3070) 
(0.2V) 
70 
""8.77 volts 
The meter reading will then decoy at o rote of approximately 
~:~~ x 100 = 1.4% per minute 
which is sufficient to mo into in accurately held meter readings between romp cycles. 
Relay Kl is turned on during the romp cycle by the logic boord which applies o 
positive logic level to transistor Q2 . The current through Q2 f lows through the 
bases of Ql and Q3 turning them on. Transistor Q3 supplies turn on current for 
the reloy coi l of Kl. Transistor Ql supplies current lo the in-process l ight on the 
pone I indicating tho t o romp cycle is in process. The current meter reads 3 am-
peres full scole. This 3 amperes is converted to 0.2 volts across the meter os fo l-
lows: 
where 
V M - Meter reading in volts (proportional to current) 
R
5 
- Resistance of shunt in ohms (0. 1 O) 
I - Fu 11 sea le current in amperes (3A) 
GM - Metering boord gain in proportiona l ports (3.16) 
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Gs - Sample ond hold board go in in proportional ports (JO) 
G 0 - Meter resistive divider ratio in proportional ports 
(68/3068) 
Current meter calibration is accomplished by the variable resistance R22 on the 
current sample ond hold board. The zero offset voltage of M3 is reduced to zero 
by adjusting R21 for zero meter reading with zero signo I into the sample ond hold 
board. 
The voltage offset of the operational amplifier on the metering board is re-
duced to zero by adjusting R6 for zero meter reading with zero signal into the me-
tering board. 
Voltage Metering 
The voltage across the load is applied too 25 to 1 voltage divider formed 
by resistors RIOond Rll on the preamplifier board. The gain of the metering am-
plifier is 0.2 determined by the 200 kilohm feedback resistor ond the l megohm in-
put resistor. The voltage indicoting panel meter reads 100 volts full scale ond is 
converted lo 0. 2 volts across the meter os fol lows: 
where 
VM - Meter reading in volts (proportiona l to vo ltoge) 
YFS - Full scole voltage in volts (lOOV) 
Gyo - Voltoge divider ratio in proportional ports (0.04) 
GM - Metering board go in in proportional ports (0.2) 
Gs - Somple ond hold board goin in proportional ports (10) 
G 
0 
- Meter resistance divider ratio in proportiono I ports 
(68/3068) 
Yoltoge meter calibration is accomplished by the variable resistance R22 on the 
voltoge sample ond ho Id board. 
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VI CONTROL LOGIC 
The contro l logic, Figure 17, satisfies requirements 5 ond 7 performing the 
following functions when the operotor pushes the stort button. 
I. Removes the short ocross the integrating capocitor so the ramp can 
start. 
2. Switches the crass point sconner relays, Figure 18, page 36, which 
tronsfer the resistors being onodized from the main system to the pre-
onodizer . 
3 . Switches the c urrent ond voltage sample ond hold circuits to the 
sample mode. 
4 . Detects when the desired V moximum is reoched and terminotes the 
cycle by reversi ng the operotions performed in I ond 2 above. 
5. Term ina tes the cyc le if the ramp never reaches V moximum due to the 
load being too low in impedonce. Th is is done on o time out signa I 
from the integrotor os described in Subsection IV. 
The logic circuits were designed using Transistor-Tronsistor-Logic (TTL) 
type logic elements, Texos Instruments Inc. (B) and Hill and Peterson (9) . The 
circuit used to do most of the switching is the set-rese t flip-flop formed by cross 
coupling two NANO gote sections of on SN7400 os in the NANO gates of Ul con-
nected to the remote start con tro l. The most desiroble feo ture of this c ircuit is 
tha t if one o f the inputs is held al logic high (+5V) the state of the flip-flop is 
changed by the first negative transition (logic low or zero volts) on the other in-
put. Any further positive or negotive tronsitions on thot Input couse no further 
changes in state thus eliminoting any problems of switch bounce . The flip-flop is 
reset by removing the logic law from one inpu t ond opplying o logic low to the 
other. The flip- flop con be connected lo reset it~e lf ofter o lime delay to produce 
one pulse of a selectoble width in response lo a fast logic low pulse as with the 
NANO gotes of U2. Here a fast negotive transition on pin 1 of U2 sets pin 3 loo 
logic high, which is opplied to pin 4. This logic high ond the logic high on pin 5 
supplied by pin l 1 co use pin 6 to go low. The low on pin 6 is inverted too logic 
high of pin 8 but the rcsistance-capoci tonce time of capocitar CJ ond the ou tput 
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impedance oF U2 o t pin 8 prevents pin 8 from going high for approximately I re-
sistance-capacitance time. When it does go high the high is inverted by U2 at pin 
11 which provides the low required ot pin 5 to reset the Flip-Flop. 
The logic inverters SN7406 were used because their outputs ore transistors 
with no internal collector loads. The outputs oF any number oF them con be con-
nected together with o common resistor to +5 volts to Form whot is co lled o "wired-
or" Function. With this connection ony oF the inverter outputs con pull the com-
mon output line too logic low. 
The status swi tch hos o detent in position I for preonodizer in, o momen-
tary contact ot 2 ond o detent in position 3 for preonodizer out. This switch in-
sures that the preonodizer starts with all the set- reset (RS) flip-Flops in the proper 
state. It olso tronsFers the operator stort switch through SJ in position 3 to the 
moin system ond disconnects the mo in system stor t from the preonodizer start 
through S2. The Function oF sections SJ, S4, SS ond S6 will be described loter . 
The operation of the logic board is OS follows: 
1. A logic low from the start button is applied to printed c ircuit con-
nector pin W causing pin UJ-8 to go to logic low. This logic low is 
Formed into o fost negative transition by CJ, R2, and R3. Releasing 
the start button resets pin 8 too logic high. 
2. The fast negative transition Formed by Cl is applied to pin I of U2 
causing o 3 millisecond logic high at pin 3 oF U2 which when in-
verted at pin 2 of UJ provides the strobe signal necessary to switch 
the relays and transfer the load . The 3 millisecond logic low at pin 6 
of U2 is op;>lied to pin I of UI setting this Fl ip-Flop to logic high a t 
pin 3 oF UI to signo I the start of meter sampling. The logic low at 
pin 6 oF Ul removes the short across the integrating capacitor to start 
the romp and provides the logic level necessary to direct the load 
switching re lays lo the proper state. 
3. The fast negative transition from Cl is also opp lied to pin 9 oF U4 
rese tting this flip-Flop, if H were set by o time-out from the lost 
cycle. This Flip-Flop controls the dV/dt error light. 
4. Operotiono I ompl iFier U7 forms o com po rotor which compares the romp 
voltage (divided by the 25 to I voltage divider as it is applied to the 
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vo ltoge meosuring circuit) ond the vo ltoge ot the to p or the V maxi-
mum control . When the romp voltoge reoches ond exceeds the V 
moximum setting, the output of U7 goes to logic high which is in-
verted too log ic low ot pin 8 or U3 . This log ic low is applied to 
pin 5 of UJ , resetting this flip- flop which terminotes the ramp and 
places the metering circuits in the hold condition . If the romp never 
reaches the V moximum setting a signal at the t ime -out pin P inverted 
o t pin JO of U3 performs the reset Funct ion. This signol also is opplied 
to pin 13 of U4 sett ing this flip-flop which lights the dV/dt error light 
indicat ing that o normol romp d id not occur. 
5. The load is not tronsferred from the preonodizer to the ma in system 
unti l the output romp hos decayed from its negative value back up 
to a voltage very close to ze ro as detected by the com para ta r formed 
by operationol ompliHer U6 . When th is occurs the flip-flop formed 
by US produces a 3 millisecond' strobe pulse at p in 8 which is inverted 
at pin 6 o f U3 . This inverted pulse strobes the load switching re lays 
so that they return the load to the main system. This inverted pulse 
also provides the start pulse for the main system through $2 of the 
status switch . 
The preonodiz ing cycle is now complete and the unit stonds by woiting for onother 
start from the operator. 
When the preonodizer is switched out by the status switch the following 
functions ore performed . 
I . The start button ls connected to the ma in system through SI . 
2. The start from the preonodizer ~o the main system is disconnected by 
52. 
3. S3 in position 2 provides o relay strobe by completing the base circui t 
of QI to ground . At the same time P<>sition 2 of 54 applies a ground 
to pin 4 of UJ forcing pin 6 of UJ to a logic high. This gives the 
load re lay the address to transfor the load to the main system and 
signo Is the integrator to terminote any romp it hos started . 
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4. Position 2 of SS holds the metering sample boords in "somple" so they 
con Follow the terminated romp lo :zero. Position 3 of SS then locks 
the meters in the hold position. 
5. Position 3 of S3 insures that the flip-flop controlling the dV/dt error 
light is held in its reset condition with the light out. 
6. 56 holds the flip-flop formed by pim 1 to 6 of Ul in its reset condition 
which is a low on pin U and a high on pin T of the printed circuit 
connector. 
CALIBRATION AND FINAL EVALUATION OF PREANOD IZER 
A colillfotion procedure VMS written For monufocturing checkout and cus-
tomer use. Final evaluation was mode ofter calibration of ten production units all 
of which met the necessary requirements. 
The calibration involves adjusting the unit From the output meter circuits 
bock toward the input integrator circuit. This insures that each section is in 
proper adjustment before its preceding section is added. The calibra tion is per-
formed as shown in Figure 19. 
EQUIPME..~T REQUmED or equtv•lont: 
DC Vottmetn !l\.1cour•cy 
01eUloatt.pti :3\ accuracy 
1. Cor.r.ecl all cab!•• except ih• ac ltne ~rd and the lead• between the blndlnf 
poSls on lhe p:Hnodlzu oulput and tho m\l.1tJpltxer. 
2 . Set I.he S£UCTOR swUch lO the IN position and chock. I.be followlng de volltitl 
on connector J 1. r.i.e•svrlng with rupect 10 Pina 1 l and 12: Pin I = •1$ !0.1 V. 
Pint• •tS .:O . 1 V. Pin 10 = •S :O. IV. 
3. R~move ci..~lt bt>•rd A.4 lJ(lglc bOardo ESt Part No. 27101) and conMiet o Jumper 
eon t.'\e bo~rd connector !rom Pln 1 to Pin U. Solo that tho IN PROCESS 11ght la ON. 
.C. Rtmovt c~uu boord A7 (voltago .. mple •nd hold: £.SJ Part No. 2306') •nd short 
tho terninal i. or the VOLTAGe meter. Adjust tho inechllnlc•I iero tr ntce•Nr)'. 
Re.-i:ove the meltr s.hort a11d repl...:• the clrcuh board. 
$. R~rr.ov• cottu.il bOctrd A6 (cvrr•nt Sll;mpl~ end hold: ESI P•rt No. '2306t) a.nd ahort 
ou1 th~ CCR REST m t-11 r . Ad}u•t the C1ti1:h1nlct1l ttro lt nec:~1111ry. Romovo tho 
r .. u1~r sbOtt and r~lace tho clrcutt b«lrd. 
'· Rerr.ove ci:cu11 bonrd A!t (tr1e1ering board: ESI 1•art No. 23607) and conn«t 
ju~per1 on th~ boa rd conr.eictor bctwttn Pins P. and ? and bcitween Pin~ N ond 2. 
1. A<! jus: trt:r.mt'r ll21 on ~l"CuU botrd A 1 tar • uro rtodinir on 1he VOL·rAC.E motor. 
Adjust 1ri."!:~,..:- P.21 on cl.rcuit bunrd A6 f>r • ioro rt-tdlnt on the CURRf .. ~T met'r. 
Rt!rr.ove j'uopet1 and rtpl•ca circuit board A~ 
I. R~T.ove olrcu.it tA.ird A2 (prt'ampliflor: ESI Part So. 2714$) and COllnl'.'Ct jum.,.ra 
on the botrd ecnnector ~tvt•cn Ph\I It and Rand betwttn Pina 7 And R. 
9. Adjust trl'Tlmor RS on circU-.1t bo1rd AS <motorlnir boerd) for• te:ro reading on li\41 
\'OLT.\Ci£ mtttr. AdJui.1 trl:i.f!'l~r Rll for a r.ero reodlni:t on Lht CURRENT meter. 
R~r.-.ove the Jumpors and rtoplice circuit board Al. 
10. Rt:r.4ve j1.0.~per f:-oc:a ci.-euit board A.C connector and reph1co A4 Oov"Cc boards 
£$1 Part So. 27101). Put circv\l bOlrd A2 {p.rt-•mpllflQl') 0;n 1n e¥tU1\dcr and 
connccl ac line cord to •n ac outtcit . 
I l . M•.ure the de volt•:ge with the oJclllo.scope connected to junction of CR6 and ltll 
on th• preempHfler board. Adjust tho •v•T'•ge de level to ·O.a vol\a with &.rl'Nrl•r 
Rt on clrcuh bot.rd Ai (11\t.~ator). There t1 Approximately 0.1 V p-p rippl• a l 
lht• point whtch Is normal (or a no .. lood cond1tton: adfutt the •O.i V 1tvet to lht' 
Ct"ftt('r of lha rlpplc. Mernovo the tXtt-ndt"r 11nd rci'lAco circuit bolird Al. 
12. Remove> lh• l'XttndC!.r and repi..ce clrcuil board A3. Place clrcuit bOard A,. on tho 
cuoender and connl"CI the oacll1011cope 10 I.he ou·rruT blnd\nit post• \rlohh the liOOpe 
ii:l"OUnd l••d connC1CI~ to the "•"' bindtnlf polil and the a...""Opo proM 10 tho ....... 
btndln« poi.1. (NOTE: o&eUJoacope mu lit bo noaun1.) 
lJ, COnnttt I.ho ext~rnial sync input of lho osciUOM.'Opa to Pin U or ctrcuil board A4 
(logic bollrd). 1'ho llp.A1 or Pin u pro'lh1es ll pol'lliV4!-• t:Q!.ng JOJI~ lt"Vf!l t:ransltloA 
at the bl•Klnolng or tho vollll$:O r.amp cyolo. Set th• osclllol<-'Ope II.me ba•e Cor 
0 . 5 1/dlv, and thto Y(lrtlc:il kn&Hivity (..-.r ?0 V/dlY, 
14 . Sl.'lt Uu? Vmax control io 10 V nnd tM dv/dt control io 2400 V/mln (the•• •otttns-s 
wtU r~~uH In a 2 •ramp). Start 1 r11mp cycle by pre1tlng lh.e Rt)lOTE START 
buuon. t~n ad.ult tho Vm.aa trimmer (locoted behind lhe front pnncl ne1r lht 
CUllRJ.ST mclcr) for 80 !! v •• m~turcd on lho o..clllo~po. R.:t.mp tl~e should 
bu Z s !S\ Ind ls t11ctory &al by 1elcr:Uon of R6 On 1he intC!-.trltor board. Reput 
cyclo as rcqulrt'd . 
1$. Aflor Cl)l"1p11;t1nr 8t~p 14,adjuli1 1rlmmer R22 on I.he voltace and umple bc»rd (.A.1) 
for 10 V on tho VOl. TAG£ meter. It may be nC!Ct•s.a.:y 10 repe•t th• c)·cte 1eversl 
hme• 10 mnkc this adJustment . 
11. ConnC<"1 e JO 0 !It. 20 W tttlator to the OUTPUT blndtng po1t•. SC!t the 
oa.eUlosco;>o tlmo bato tor O. l &/div. and tho vutical 1ensltlv1ly 10 5 \'/div. 
J 1. AOJu&t lhtt Vin•x control for J,O v. Stort lht ramp cycto and ad)u.-t trlmm.er ftl:t o n 
circull boa.rd A6 (aump1e and hold) untU the CUrtR£..~T ••ter re1d1 IA. Repe1t 
the eye la •• nc:l'd«l 
11. Remove the 30 n re$'.lttor and cannti1:t a ahort 1croa1 tho OUTPUT bindlniJ posts. 
Ad}ulit I.ha dv/ dt control to 100 V /min and &.1art a r amp eye.le. Current thould 
rise to approxlmAtely !A (rtran current limit). then d.ro;i to IC!s• 1Nn 1A (U<Cond 
C\l.rr.ent Hmh). The dv/dt error light should coal• on ti tho ecd ot lhe tAmp C)"cle . 
Figure 19 . Calibration procedure 
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CONCLUSION 
The design of the preonodizer described in this thesis was on interesting 
experience which required study in severo I oreos of electronic technology. These 
oreos included: 
1. Power supply design 
2. Signal generation 
3. Power amplification of the generated signo I 
4. Metering circuit des ign 
5. logic and control circuit design 
Each section required a search of current literature for suitable electronic 
circuits and devices. The courses token while fulfilling the fl..'iaster's Degree re-
quirements were necessary for this project. The obili ty to approach o project of 
this complexity would hove been very difficult without the courses in electronics, 
logic design, and mathematics token at Portland State University. 
Since there ore many different ways to accomplish o given task the final 
choices were mode on o basis of the highest reliability and optimum performance. 
After the circuit design decisions were mode, many of the circuits hod to be built 
and tested prior too final choice . Several design changes were mode as o result 
of these tests. 
The author's project responsibi lities extended from the circuit design stage 
through hardware design into the production phase ond then into fino I test and 
co librotion. 
After completion of the design o production run of ten units was mode, 
tested and shipped to the Western Electric Comp<U1y. These units hove been in 
service for approximately two years and as of this dote none of them hove 
experienced o failure. 
Future projech assigned to the author will certainly benefit from the 
knowledge and experience gained on this project. 
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